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Abstract This paper presents a 14-bit, tunable bandwidth
two-stage pipelined successive approximation analog to
digital converter which is suitable for low-power, cost-ef-
fective sensor readout circuits. To overcome the high DC
gain requirement of operational transconductance amplifier
in the gain-stage, the multi-stage capacitive charge pump
(CCP) was utilized to achieve the gain-stage instead of
using the switch capacitor integrator. The detailed design
considerations are given in this work. Thereafter, the 14-bit
ADC was designed and fabricated in a low-cost 0.35-lm
CMOS process. The prototype ADC achieves a peak
SNDR of 75.6 dB at a sampling rate of 20 kS/s and 76.1 dB
at 200 kS/s while consuming 7.68 and 96 lW, respectively.
The corresponding FoM are 166.7 and 166.3 dB. Since the
bandwidth of CCP is tunable, the ADC maintains a SNDR
[75 dB upto 260 kHz. The core area occupied by the ADC
is 0.589 mm2.
Keywords Capacitive charge pump  Two-stage pipelined
SAR ADC  OTA  Switch capacitor integrator
1 Introduction
Wireless sensor networks are employed in many applica-
tions, such as monitoring bio-potential signals, environ-
mental information and interactive multimedia. These
applications require high-resolution ([12 bits), low-speed
(several kS/s) analog-to-digital converters (ADCs) [1]. Such
sensor nodes are usually powered by batteries or energy-
harvesting sources [2, 3] hence low power consumption is
primary for the constituent ADCs. Normally, tens or hun-
dreds of autonomously powered sensor nodes are utilized to
capture and transmit data to the central processor. Hence it is
profitable to fabricate the relevant electronics, such as the
ADCs, in a low-cost standard CMOS process.
The successive approximation register analog-to-digital
converters (SAR ADCs) can provide highly power effi-
ciency solution at moderate resolutions, but achieving a
SAR ADC with effective number of bits (ENOB) beyond
12 bits shows enormous challenges due to the influence
from comparator noise and capacitor mis-matching [4–6].
The SAR-assisted pipeline ADC is an energy-efficient
architecture for high resolution [7]. Such architecture
consists of two independent sub-SAR ADCs coupled by a
gain-stage. The need of a high-accuracy comparator can be
obviated by incorporating a SAR ADC as the sub-ADC in
the pipeline stage. However, an additional gain-stage is
inevitable to amplify the residue signal. Normally, the
switch capacitor (SC) integrator is the primary choice to
realize the gain-stage, but a high-gain operational
transconductance amplifier (OTA) is necessary to amplify
the residue with sufficient accuracy. Since the open-loop
DC gain requirement of OTA grows exponentially with the
total resolution of the ADC, the design of high-gain OTA is
a major challenge for implementing high-resolution pipe-
lined SAR ADC. Meanwhile, as shown in [7–9], the high
gain OTA is always a power-hungry block. So, a lower-
power alternative way, such as the dynamic amplifier
[10, 11], which allows to switch off the OTA during the
reset phase but still needs a high open-loop DC gain. In
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Although the open-loop solution shows a low DC gain, this
voltage gain will be deeply influenced by the process
variation. So the extra calibration technique is inevitable.
To overcome the high DC gain requirement, in this paper,
we employ the design, analysis and implementation of a
14-bit, tunable bandwidth two-stage pipelined SAR ADC in
0.35-lm CMOS process which uses a three-stage capacitive
charge pump (CCP) as the gain-stage instead of using SC
integrator. Since the basic CCP cell can provide a gain of 2
[13], m-stage CCP can be connected in series to achieve a
gain of 2m. Combining the gain reduction solution as shown
in [14], three-stage CCP was utilized to achieve a stage gain
of 8. Since the gain reduction solution requires increased
sampling capacitance for the second stage sub-ADC to
compensate for the reduced signal swing [8], the attenuation
DAC [15] was chosen to alleviate the increased capacitance
requirement in the second stage. The segmented capacitive
array DAC [16] was implemented in the first stage which
meets the targeted static linearity with a lower unit capaci-
tance. The prototype ADC achieves a peak SNDR of 75.6 dB
at a sampling rate of 20 kS/s and 76.1 dB at a sampling rate of
200 kS/s while consuming 7.68 and 96 lW, respectively.
This paper is organized as follows. Section 2 introduces
the proposed pipelined SAR ADC architecture and the
operating sequence. Section 3 describes the details of cir-
cuit implementation. The measurement results are pre-
sented in Sect. 4, followed by the conclusions in Sect. 5.
2 Architecture of the proposed two-stage pipelined
SAR ADC
Figure 1 shows the proposed two-stage pipelined SAR
ADC architecture. It consists of N1 bits SAR ADC with
segmented binary-weighted capacitive DACs, a multi-stage
CCP and a N2 bits SAR ADC with split binary-weighted
capacitive DACs. For the pipelined SAR ADC, although
the resolution of the first stage is N1, the accuracy for the
first stage must meet the total resolution N and also the
matching constraints necessitate large unit capacitor in the
capacitive array which entails large power consumption
and chip area. For the segmented DAC with a segmentation
degree k, the unit capacitor value is 2k1 times lower than
the unit capacitor for the conventional binary-weighted
DAC in order to meet the same targeted static linearity
[17]. Hence the SAR ADC with segmented binary-weigh-
ted capacitive DAC serves as the first stage in order to relax
the unit capacitor value and the active chip area. The multi-
stage CCP works as the gain-stage to amplify the residue
signal with a inter-stage gain of 2m where the m ¼ N1  r
and r is the gain reduction factor [14]. Since the basic CCP
cell applies an ideal gain of 2 [13], N1  r stages are
necessary to achieve a gain of 2N1r. The inter-stage gain is
reduced by 2r times, which means an extra capacitor Cx ¼
ð2r1  1ÞCtot2 is required for the second stage DAC [14]
to compensate for the reduced signal swing where the Ctot2
represents the total capacitance of second DAC. So the
SAR ADC with split binary-weight capacitive DAC is
chosen to alleviate the increased capacitance requirement
in the second stage.
Figure 2 gives the timing diagram of the proposed
architecture with three-stage CCP. The input signal Vin is
sampled through the switch S1 at the phase fs1 marks the
beginning of the conversion. The residue signal is gener-
ated after N1 þ 1 steps conversions. Thereafter, the residue
signal is sampled and amplified during phase /1 s and
/1 a respectively. The output signal from the first CCP cell
will be sampled and amplified by the following stage at
phase /2 s and /2 a. So the rest can be done in the same
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Fig. 1 Proposed two-stage pipelined SAR ADC architecture
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The final output also as the input signal of the second stage
will be involved in the following ADC conversion at phase
fs2 ð/3 a). From Fig. 2, the clock frequency can be derived
as
fclk ¼ ðN1 þ 2tp þ mþ 1Þfs; ð1Þ
where m ¼ N1  r is the stage number of gain-stage and tp
is the duration of sampling frequency which is set to 2/fclk.
3 Proposed pipelined SAR ADC architecture
implementation
3.1 Multi-stage CCP analysis and implementation
The multi-stage CCP architecture is shown in Fig. 1,
consisting of several basic charge pump cell [13]. For each
cell, it supplies a gain of 2. Thus, the multi-stage CCP
could achieve a gain of 2m ideally. In this architecture, the
only active circuitry is the unity gain buffer with a
capacitive load of Cm. Proper choice of the Cm is crucial for
keeping the noise level below the corresponding quanti-
zation noise. Meanwhile the choice of the stage number
m is also elaborated upon in this section.
3.1.1 Noise analysis
The thermal noise, introduced by the on-resistance of the
sampling switch, is the main noise source for the first stage.





where k is the Boltzmann constant and T is the absolute
temperature.
For the second stage, the noise is determined by three
noise sources which are the noise from the switch in the
stage itself, the noise from the previous sampling switch
and also the noise from unity gain buffer respectively. The
OTA in unity gain configuration as shown in Fig. 3 is
employed in this work.
Because the unit gain frequency of the buffer is gm1
C2
,
where the gm1 is the transconductance of M1 in Fig. 3, the
total noise of the resistor is shaped by the low-pass char-






By using s ¼ C2
gm1
, where s is the time constant, the total













where gm3 is the transconductance of M3 in Fig. 3. So, the
total noise power sampled by C2 at phase /2 s is given by









with gm1 ¼ 27:2 lA/V; gm3 ¼ 10:9 lA/V;Ron ¼ 8:8 kX and
C2 ¼ 2 pF, the total noise power v2n tot;/2 s ¼ 5:85 109
V2 at phase /2 s. To verify the noise estimation, the test
bench with the first stage was built and simulated in 0.35-
lm CMOS process.
Fig. 4 shows the simulation result that is very close to
the calculation. Hence the total input referred noise for the
first cell is:
Fig. 2 Timing diagram for proposed pipelined SAR ADC architec-









Fig. 3 OTA in unity gain configuration
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where Gs is the stage gain which is 2 ideally for single
stage.
The above noise analysis just focus on one single stage.
If this single stage is followed by another stage, the noise
of the following stage will contribute to the total noise of
the previous stage. Equation (6) could stand for the total
output noise for each cell. So for the multi-stage charge















It can be readily seen from (8) that more stages will con-
tribute more noise to the total input referred noise. Thus, a
large C1 is inevitable. For a three-stage CCP, in order to
maintain the input referred noise is below the quantization
noise of a 14-bit ADC. From (8) and also reusing the
parameters from (6), the minimum C1 ¼ 2:7 pF under the
assumption that the C2 = C3 = 2 pF. Meanwhile more
stages also indicate more power consumption. Hence,
proper choice of stage number is important. Since the gain
bandwidth of unity-gain buffer can be changed by tuning
the Vbias in Fig. 3, the bandwidth of CCP is tunable.
3.1.2 Gain requirement and power analysis







where b ¼ 2rN1 is the feedback factor with the gain
reduction factor r and De ¼ 1bA ¼ 12NN1 is the gain error
caused by the finite open-loop DC gain of the OTA [14]. In
order to obtain the same voltage gain by using the CCP
architecture, m charge pump stages should be connected in
series. The gain of one stage is
Gs ¼ 2Gbuf ; ð10Þ
thus
ð2Gbuf Þm ¼ 1b ð1 DeÞ; ð11Þ
where the Gbuf is unity gain of buffer which can be
expressed as
Gbuf ¼ 1 1
Abuf
: ð12Þ
Substituting (12) into (11) and replacing b;De with 2rN1
and 2N1N respectively. The DC gain Abuf for the OTA in







By using A ¼ 2Nr [14] and (13), Fig. 5 plots the DC
gain requirement of OTA in SC and CCP for a 14-bit ADC
with N1 ¼ 7. It is clear to note that the DC gain for SC
grows exponentially whereas it increases linearly for
CCP’s DC gain. For instance, to achieve a voltage gain
with De ¼ 1
27
, the open-loop DC gain of OTA in unity gain
configuration is Abuf ¼ 383 (51.7 dB). However, this DC
gain value for OTA in SC integrator is 1024 (60.2 dB).
Although the DC gain is reduced, m-stage CCP is needed
to achieve a voltage of 2m. Hence it is worth to analyze the
power consumption of CCP.
Following the analysis in [18], the power consumption
for a single-stage transconductance amplifier with capaci-
tive feedback is
















Integrated noise=6.24 x 10−9 V2
Fig. 4 The total noise in C2 at phase /2 s










DC gain of OTA in SC
DC gain of OTA in CCP
Fig. 5 DC gain requirement of OTA in CCP and SC architecture
versus voltage gain (2m)
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where CLA is the capacitive load of OTA, N is total reso-
lution of ADC , VFS is the full-scale range of the ADC and
G is the voltage gain. For a MOS transistor in strong
inversion, the parameter Veff ¼ ðVgs  VTÞ=2, where Vgs
and VT are the gate-to-source and threshold voltages
respectively [18]. By replacing G with (9), the (14) can be
expressed as











For the CCP, the only active circuitry is the unity gain
buffer which dominates the total power consumption of
CCP. For this OTA, the power consumption is










To achieve a gain of 2m;m unity gain buffers are needed.
To simplify the analysis, we assume that the power con-
sumption of each buffer is equal to the first one’s and also
ignore the power consumption from switches. Normally,
the implementation is fully differential. Hence the total
power for m-stage CCP is
POTA m ¼ 2m  POTA 1: ð17Þ
With VFS = 3.3 V, Veff = 0.3 V, Fig. 6 plots the OTA energy
consumption in CCP and SC architecture according to (15)
and (17) as a function of m. To find the influence from
larger m, N = 14 and N = 16 was chosen respectively but
with the same load capacitance of 3 pF. In practice, the
load capacitance increases along with the growth of reso-
lution. From Fig. 6, the OTA power in SC grows expo-
nentially but linearly in CCP. The CCP consumes more
power than SC with lower voltage gain due to more unity
gain buffers are used. However, the CCP is more power
efficient than SC with high voltage gain which shows a
power saving potential for designing higher resolution
ADC.
To verify the analysis, the gain-stage utilized the CCP
and SC integrator were simulated in 0.35-lm CMOS. In
order to find the impacts from the stage number, the volt-
age gain of 8 and 64 were chosen for the simulation. To
achieve the high gain requirement of the OTA in SC
integrator, the two-stage OTA with Miller compensation
was utilized. During the simulation, half of the sampling
period was used as the residue amplification phase. The
simulation results show that the DC gain requirement in
CCP architecture is 51.8 dB to obtain a voltage gain of 7.94
and the corresponding power is 1.17 lW at 1 kS/s with
C1 ¼ 3pF;C2 ¼ C3 ¼ 2 pF. For the SC integrator, the
power is 0.87 lW at 1 kS/s with CLA ¼ 3pF but the DC
gain is 61.7 dB to achieve the same voltage gain. The
CCP’s power is higher than SC’s due to more unity gain
buffers were used. When it comes to the voltage gain of 64,
the power of CCP is 5.53 lW at 1 kS/s with C1 ¼
3pF;C2 ¼ C3 ¼ C4 ¼ C5 ¼ C6 ¼ 2 pF whereas the power
of SC is 8.67 lW with CLA ¼ 3 pF at the same sampling
rate and the corresponding DC gain requirements are 58 dB
for unity gain buffer and 78.5 dB for OTA in SC to get a
voltage gain of 63.4. The four simulation results were
added into Fig. 6 as well and the above relevant capacitors
values are obtained from (8). In Fig. 6, the simulated
results are somewhat higher than the predicted results. This
is due to the design margin taken into the OTA design.
In this work, the solution of m ¼ 3 has been applied to
our 14-bit two-stage pipelined SAR ADC project. It should
be pointed out that the main purpose of this work was to
verify the overall functionality of the proposed multi-stage
capacitive charge pump. Compared to the conventional SC
integrator, the CCP gain-stage with a voltage gain of 8 is
not power-efficient choice for design of a 14-bit ADC. It
remains as a future work to find a low-power analog buffer
instead of using the unity-gain OTA. However, Fig. 6
suggests that the presented gain-stage would result in
higher power efficiency for higher resolutions, for example
for 16-bit ADC with 9-bit in the first-stage.
The implementation of unity-gain buffer is shown in
Fig. 3 which has a DC gain of 51.8 dB. To determine the
impact of process variations and device mismatch on the
unity-gain, 200 Monte Carlo simulations were performed.
With an external Vbias of 0.48 V, Table 1 summarizes the













Energy of OTA in CCP (N=14)
Energy of OTA in SC (N=14)
Energy of OTA in CCP (N=16)
Energy of OTA in SC (N=16)
Fig. 6 OTA energy consumption in CCP and SC architecture versus
voltage gain (2m) with N ¼ 14; N1 ¼ 7 and N ¼ 16; N1 ¼ 9 together
with the simulation results (triangle: CCP; square: SC; inverted
triangle: CCP; diamond: SC)
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simulated unity-gain of OTA across process corners,
device mismatch and at a temperature range of -40 to
85 C.
As the table shows the unity-gain OTA shown in Fig. 3
maintains its gain sufficiently constant. To meet the noise
requirement of 14-bit ADC, the C1 ¼ 3 pF;C2 ¼ C3 ¼ 2
pF were chosen. Since the input of gain-stage is discrete
time, the normal NMOS transistor was used to achieve the
switch. It should be mentioned that one more unity gain
buffer is needed between the first stage ADC and the input
of gain-stage. The gain error caused by this buffer will be
compensated by tuning the reference voltage of second
ADC.
3.2 First-stage SAR ADC implementation
For the 14-bit two-stage pipelined SAR ADC, the N1 ¼ 7
was allocated to the first-stage. Aiming to reduce the power
consumption and active area of the first-stage, The seg-
mented binary-weighted capacitive DAC was implemented
in the first SAR ADC. The reasons are as follows. Since the
static linearity of the first-stage is dominated by the
capacitor mismatch in the corresponding DAC. Following
the detailed analysis in [14], the mismatch-limited unit
capacitor for the first-stage with conventional binary-
weighted capacitive DAC is
Cu1[ 4:5Kr2Kc22ðNN1Þð2N1  1Þ; ð18Þ
and for the segmented binary-weighted capacitive DAC,
the mismatch-limited unit capacitor is
Cu1[ 4:5Kr2Kc22ðNN1Þð2N1kþ1  1Þ; ð19Þ
where Kr is the mismatch parameter, Kc is the capacitor
density and k is the segmented degree. Comparing (18) and
(19), it is seen that the Cu1 for the segmented DAC is 2
k1
times lower than that of the conventional DAC. For the
poly-insulator-poly (PIP) capacitor in 0.35-lm CMOS
process, Kr ¼ 0:45% lm and Kc ¼ 0:86 fF=lm2. From
(18), the minimum mismatch-limited unit PIP capacitor is
163 fF. However, the segmented DAC requires only Cu1 ¼
40:8 fF with a segmented degree k ¼ 3. Therefore, it will
avail power and active area savings by using a segmented
capacitive DAC in the first stage. Here, the minimum
mismatch-limited unit capacitance (40.8 fF) is calculated
under the assumption that the sampling switch is ideal. In
practice, the sampling switch introduces the charge injec-
tion and clock feed-through errors which cause additional
harmonic distortions. Hence a large unit capacitor of 117.7
fF was required by simulations to achieve the targeted
14-bit ADC performance.
It should be noted that the segmented DAC requires a
binary-to-thermometer decoder which lead to extra power
consumption and chip area. Larger segmentation degree
indicates that the circuit complexity, area occupation and
power increase. In [14], the optimal segmentation degree
range is 3 k 5. In this work, a segmentation degree of
k ¼ 3 was chosen for the first stage DAC as a trade-off
among lower unit capacitor value, increased circuit com-
plexity and power consumption in the digital logic. Fig-
ure 7 shows the schematic of the 3-to-7 binary-to-
thermometer decoder required for the unary-weighted 3-bit
DAC segment which consists of basic logic gates.
Figure 8 shows the control logic circuits which were
used to generate the time sequence as shown in Fig. 2. The
block diagram of the SAR control logic for the first-stage
consisting of two separate shift registers is shown in
Fig. 8(a). The upper DFFs chain generate the bit approxi-
mation pulses while the DFFs in lower row store the output
Cout of the comparator. Finally, the switch control signals
(D13...D7) for the DAC are generated which will be
involved in the ADC conversion. The control logic of the
three-stage CCP is illustrated in Fig. 8(b). The first four
DFFs are connected in series condition which are used to
generate the sampling phase (/1 s. . ./3 a). By choosing
the /2 s;/3 s and /3 a as the input of an OR gate, the
amplifying phase /1 a can be obtained from the output of
OR gate. The /2 a can be implemented through the same
way. An AND gate was utilized to create the reset signal by
connecting the reverse of four sampling phase. The addi-
tional two DFFs with an OR gate are triggered by a ‘‘set’’
signal which subsequently create the sampling signal fs1 for
Table 1 Unity-gain OTA performance
Vdd ¼ 3:3V Unity-gain
Temperature (C) Min. Max. 3r
-40 0.9963 0.9978 740.7e-6
0 0.9968 0.9978 563.7e-6
27 0.9968 0.9977 542.1e-6




D13_3 D13_2 D13_1 D13_0 D12_1 D12_0 D11_0
Fig. 7 3-to-7 binary to unary thermometer decoder
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the first-stage and also the fs1 as the start signal is con-
nected to the relevant position as shown in Fig. 8(a).
For the input sampling switch S1 in Fig. 1, the con-
ventional bootstrapped switch [19] is used for improved
linearity. Simulation results indicate a linearity corre-
sponding to 17.6-bit for S1 with a sampling capacitance of
20 pF and 20 kS/s sampling frequency which is sufficient
for the 14-bit resolution. The conventional dynamic latch
comparator as shown in Fig. 9 is used to generate the
digital output bits. Simple inverters have been used to
implement the DAC switches.
3.3 Second-stage SAR ADC implementation
A 8-bit SAR ADC with attenuation capacitor based DAC
forms the second-stage sub-ADC. The DAC consists of a
4-bit main-DAC and 4-bit sub-DAC. Because of m ¼ 3, the
extra capacitor Cx ¼ 112Cu2 was added into the DAC. As
the total capacitance of the second sub-ADC (Ctot2) is also
the load capacitance of the gain-stage, an unit PIP capacitor
Cu2 was chosen as 15.8 fF yielding a Ctot2 ¼ 2:0pF to
maintain the total input-referred noise of the gain-stage
[Eq. (8)] below the quantization noise of 14-bit ADC. Such
choice also satisfies the thermal noise and mismatch
requirements of the second-stage ADC’s accuracy (11-bit).
The SAR logic for the second-stage is similar to that shown
in Fig. 8(a) except the reset signal should be connected to
/3 a generated by control logic as shown in Fig. 8(b).
Since the accuracy of this stage is 11-bit, a transmission
gate was used to design the sampling switch S2 as shown in
Fig. 1. The same dynamic latch comparator topology as in
the first stage is used to generate the digital output bits.
4 Measurement results
The fully differential 14-bit ADC with a core area of
860lm 685lm was fabricated in a one-poly-four-metal
(1P4M) 0.35-lm CMOS process. The core was packaged
in a JLCC44 package. Figure 10 shows the chip micro-
graph. The unmarked area in Fig.10 includes decoupling
capacitors and I/O buffers.
At Vbias ¼ 0:48V as shown in Fig. 3, the measured FFT
spectrum of the ADC operating at a sampling rate of 20 kS/
s with near-DC (0.5127 kHz) and near-Nyquist
(9.526 kHz) input tones was shown in Fig. 11. The
amplitude of the input signal was set to -0.052 dBFS. A
clock frequency of fclk ¼ 300 kHz was used. The SNDR,
SFDR and ENOB are 75.6, 90.9 dB and 12.27-bit respec-
tively with the near-DC input tone. For the near-Nyquist
input tone SNDR, SFDR and ENOB are 74.63, 90.79 dB
and 12.1-bit respectively.
By increasing the Vbias to 0.63 V, the ADC can work at a
sampling frequency of 200 kHz. Fig. 12 shows the mea-
sured FFT spectrum with near-DC and near-Nyquist input
tones but under a sampling rate of 200 kS/s. With the same
amplitude of the input signal, the measured SNDR is 76.11
dB, providing a 12.35-bit ENOB with near-DC input. For
the near-Nyquist input, the ADC also achieves a 74.47 dB
SNDR and 12.08-bit ENOB. The SNDR and SFDR over
the range of input signal frequencies upto the Nyquist
bandwidth for 20, 200 kS/s are shown in Fig. 13. The
SNDR[74 dB is maintained upto the Nyquist bandwidth






























































































Fig. 8 Control logic. a SAR control logic of first stage. b Control









Fig. 9 Dynamic latch comparator
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Since the bandwidth of CCP is tunable, Fig. 14 shows
the measured SNDR versus the sampling rate under the
different Vbias setting. By increasing the bandwidth of CCP,
the proposed ADC achieves a SNDR[75 dB upto 260 kS/
s. Due to the speed limitation of comparator and sampling
switch, the ADC performance drops fast after fs = 260 kHz.
Histogram test was used to measure the static linearity
of the ADC. A full swing, differential sinusoidal input
tones (fin ¼ 14:64Hz at fs ¼ 20 kHz; fin ¼ 146:48Hz at
fs ¼ 200 kHz) were applied to the ADC. The measured
differential nonlinearity (DNL) and integral nonlinearity









Fig. 10 Die micrograph

















SNDR = 75.60 dB
SFDR = 90.90 dB
 ENOB = 12.27 bit
















 ] SNDR = 74.63 dBSFDR = 90.79 dB
 ENOB = 12.10 bit
Fig. 11 Measured 4096-point FFT spectrums with near-DC
(fin ¼ 1054096 fs) and near-Nyquist (fin ¼ 19514096 fs) inputs at 20 kS/s

















SNDR = 74.47 dB
SFDR = 90.37 dB
 ENOB = 12.08 bit

















SNDR = 76.11 dB
SFDR = 92.67 dB
 ENOB = 12.35 bit
H4 = −120.9dBFS
Fig. 12 Measured 4096-point FFT spectrums with near-DC
(fin ¼ 1054096 fs) and near-Nyquist (fin ¼ 19514096 fs) inputs at 200 kS/s



























Fig. 13 Measured SNDR and SFDR at 20 kS/s (Vbias ¼ 0:48 V), 200
kS/s (Vbias ¼ 0:63 V) versus input frequency

















Fig. 14 Measured SNDR versus fs with near-DC input (fin ¼ 1054096 fs)
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The peak DNL and INL are 1.06/-0.83 LSB and
2.37/-2.58 LSB for 20 kS/s. For the 200 kS/s sampling
rate, the peak DNL and INL are 0.97/-0.82 LSB and
2.42/-2.06 LSB, respectively.
With a supply voltage 3.3 V for analog and 3 V for the
digital, the total power consumption of the ADC is 7:68lW
at fs ¼ 20 kS/s and 96lW at fs ¼ 200 kS/s. For 20 kS/s
sampling rate, about 40:6% of total power was consumed by
the digital, 26:9% by the CCP, 20% by the DAC and 12:5%
by the comparator. For 200 kS/s, the corresponding per-
centages are 32:7; 41:8; 15:5% and 10%, respectively. Due
to the increased Vbias, the CCP occupies more power with
sampling rate of 200 kS/s. Table 2 compares the performance
of proposed ADCwith other high-resolution pipelined SAR,
pipelined and nyquist ADC. The Schreier FoM defined by




has been used to compare the performance of the ADCs.
The proposed ADC achieves a peak FoM of 166.7 dB at 20
kS/s and 166.3 dB at 200 kS/s. Compared to the imple-
mentations in 0.35-lm CMOS reported in [20, 21, 22] this
work achieves a best FoM. The achieved FoM is also
comparable to the reported result from [8]. Hence, the
proposed solution offers an attractive choice for designing
the high resolution pipelined SAR ADC without designing
a high DC gain OTA.
5 Conclusion
The three-stage capacitive charge pump as the gain-stage
for a 14-bit two-stage pipelined SAR ADC was presented
in this work. Due to the tunable bandwidth of CCP, The
proposed ADC achieves a SNDR[75 dB upto 260 kHz.
Meanwhile the ADC also provides a competitive FoM
among related works. By employing the CCP as the gain-





























Fig. 15 Measured DNL and INL at 20 kS/s






























Fig. 16 Measured DNL and INL at 200 kS/s
Table 2 Comparison of the ADC with other high-resolution ADCs
[20] [21] [22] [8] [9] [11] [23] This work
















Resolution (bit) 14 14 12 14 13 14 14 14
Calibration N0 No Yes No No Yes No No
DC gain 100 dB – 60 dB 86 dB [80 dB – – 51.8 dB
Area (mm2) 7.8 – 20.6 0.24 0.054 0.137 0.28 0.589
fs 75 MS/s 80 MS/s 20 MS/s 30 MS/s 50 MS/s 80 Ms/s 10 kS/s 20 kS/s 200 kS/s
SNDR (dB) 74 74 72.5 70.8 71.5 68.0 78.1 75.6 76.1
SFDR (dB) 94 100 84.4 87.8 87.0 80.7 88.5 90.9 92.7
Power 318 mW 1200 mW 56.3 mW 2.54 mW 1.0 mW 1.5 mW 2.48 lW 7.68 lW 96 lW
FoM (dB) 154.7 149.2 155 168.5 175.5 172.3 171.1 166.7 166.3
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stage, the high DC gain OTA in the SC integrator was
avoided while also reducing the design complexity. So, we
concluded that the multi-stage capacitive charge pump
shows an another solution to achieve the function of the
gain stage instead of using the SC integrator for the low-
speed, two-stage pipelined SAR ADC application.
Open Access This article is distributed under the terms of the
Creative Commons Attribution 4.0 International License (http://crea
tivecommons.org/licenses/by/4.0/), which permits unrestricted use,
distribution, and reproduction in any medium, provided you give
appropriate credit to the original author(s) and the source, provide a
link to the Creative Commons license, and indicate if changes were
made.
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